

FEATURES

- Digital dual-phase interleaved PFC controller with inherent current matching
- High flexibility digital PWM
 - PWM frequency ranges from 20 kHz to 200 kHz
 - Switching frequency spread spectrum for improved EMI
 - Integrated dual-channel low-side gate driver with typical 5A peak drive current and 35V absolute VDD voltage
- High performance control loop
 - 25 MHz sigma-delta ADC for line voltage and current sense, 12.5 MHz sigma-delta ADC for output voltage
 - Enhanced dynamic loop response
 - Input voltage feedforward to avoid reverse current during AC drop
 - Control loop parameters can be configured separately for operating modes and input voltage
 - Support HVDC input
- Multi-mode operations
 - Continuous Conduction Mode (CCM) in heavy load Conditions
 - Discontinuous Conduction Mode (DCM) in light load conditions
 - Burst mode in the zero load conditions
 - The mode parameters can be configured separately for high line and low line
- Advanced control functions
 - True RMS power metering
 - Inrush current control with programming relay delay
 - Output voltage follows power variation
 - Relay power-saving mode
 - PFC quick start function

- Extensive fault protections
 - Fast over-voltage protection
 - Bulk under-voltage protection and over-voltage protection
 - External NTC thermal protection
 - Cycle-by-cycle current limit
 - Average switching current protection
- I²C and UART interfaces
- Programming via easy-to-use Graphical User Interface (GUI)
- Available in SSOP-24L packages
- -40°C to 125°C operating temperature

APPLICATIONS

Ultra-High Efficiency Power Supplies
LED Lighting
Industrial Power Supplies
Server/Telecom
EV/E-Bike Charger
Supercomputing
Variable-Frequency Drivers (VFD)

GENERAL DESCRIPTION

The **HP1013A** is a highly flexible digital Power Factor Correction (PFC) controller with integrated dual-channel low-side gate driver, which is designed to drive the dual-phase interleaved PFC stage.

A rectified diode bridge and a dual-phase interleaved boost converter make up the dual-phase interleaved PFC. The **HP1013A** supports shutting down one PWM channel under light load condition which can achieve high efficiency at light load.

The **HP1013A** offers RMS value of input voltage, current, and power. Through the I²C interface, this information can be communicated to a microcontroller.

The **HP1013A** requires independent power supplies for VDD and VCC. The device is available in 7.8 mm x 8.2 mm SSOP-24L package specified over an ambient temperature range of -40°C to +125°C.

TYPICAL APPLICATION CIRCUIT




Figure 1 Typical Application Circuit

TABLE OF CONTENTS

Features	1
Applications	1
General Description.....	1
Typical Application Circuit	2
Table of Contents	3
Revision History	4
Pin Configuration and Function Descriptions	5
Specifications.....	7
Absolute Maximum Ratings.....	12
Thermal Resistance	12
ESD Caution.....	12
Typical Performance Characteristics.....	13
Theory of Operation	15
Operating Modes	15
Phase Shedding	16
Integrated Gate driver	17
Current Balance	17
System Functions	18
Bus Voltage Adaptive Adjustment Based on Power	18
Relay Power-Saving Function	18
Relay Delay Compensation Function	18
PFC OK Indication.....	19
X Cap Compensation Function	19
Metering Function and System Monitoring.....	19
Input High Line and Low Line Detection	19
Frequency Dithering Function	19
PWM Frequency Setting	19
GPIO Functions	20
Fault and Protection.....	21
Input Over-Voltage Protection	21
Input Frequency Protection	21
Output Over-Voltage Protection (OVP)	21
Output Voltage Sensing Short-Circuit Protection	21
Cycle-by-Cycle (CBC) Over-Current Protection.....	21
Average Current Over-Current Protection.....	21
Over-Power Protection	21
NTC Over-Temperature Protection	21
ROV Redundant Output Over-Voltage Protection	22
Communication and EEPROM	23
I ² C Communication.....	23
UART Communication.....	23
EEPROM	23

Application Information..... 24

 Dual-phase interleaved PFC..... 24

Package Outline Dimensions 25

Package Top Marking 26

Ordering Guide..... 27

Tape And Reel Information 28

Important Notice 29

REVISION HISTORY

Version	Date	Descriptions
Rev. 1.0	06/2026	Initial version

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2 HP1013A-AC001-SS24R Pin Assignment

Table 1. Pin Function Descriptions for HP1013A-AC001-SS24R

Pin No.	Name	Type ¹	Description
1	ACL	AI	AC Line Voltage Sense. The signal is referred to AGND.
2	ACN	AI	AC Neutral Voltage Sense. The signal is referred to AGND.
3	FB	AI	PFC Output Voltage Sense. The signal is referred to AGND.
4	AGND	P	Analog Ground. AGND should be connected directly to DGND.
5	CS1	AI	CS1 Sense. This pin senses the inductor current upslope through current sense transformers or sense resistor. It is used to reconstruct the inductor current. It is also used for cycle-by-cycle current limiting. The signal is referred to AGND.
6	CS2	AI	CS2 Sense. The pin optionally senses the inductor current downslope. The signal is referred to AGND.
7	NTC/ROV	AI	Dual Function Pin. NTC: Temperature sense input, which is inverse proportional to the temperature, triggers the comparator when OTP happens. ROV: Redundant OVP comparator with a programmable reference. The signal is referred to AGND.
8	RELAY	DO	Relay Control Output. The turn-on delay can be programmed. The signal is referred to DGND.
9	POSPOL	DO	Positive Polarity of AC Input. Positive Output of the internal AC polarity detection circuit. The signal is referred to DGND.
10	NEGPOL	DO	Negative Polarity of AC Input. Negative output of the internal AC polarity detection circuit. The signal is referred to DGND.
11	GPIO3	DO	General-purpose IO. The signal is referred to AGND.
12	GPIO4	DO	General-purpose IO. The signal is referred to AGND.
13	OUTB	DO	PWM Gate Driver for Channel B Switch. The signal is referred to PGND.

Pin No.	Name	Type ¹	Description
14	VCC	P	Power Supply for Low-Side Gate Driver. Connect a 10 μ F capacitor from VCC to PGND.
15	PGND	P	Low-Side Gate Driver Ground.
16	OUTA	DO	PWM Gate Driver for Channel A Switch. The signal is referred to PGND.
17	RXD/GPIO5	DIO	UART_RX Pin. UART Receive Data (RX) pin. The signal is referred to DGND. It can be re-used as GPIO pin.
18	TXD/GPIO6	DIO	UART_TX Pin. UART Transmit Data (TX) pin. The signal is referred to DGND. It can be re-used as GPIO pin.
19	SCL	DIO	I²C Serial Clock Line. The SCL signal is referred to DGND.
20	SDA	DIO	I²C Serial Data Line. The SDA signal is referred to DGND.
21	PFCOK	DIO	PFCOK Indicates Pin. The PFCOK function is held low when the PFC output voltage is out of regulation and during fault conditions. It is a push-pull output.
22	DGND	P	Digital Ground. DGND should be connected directly to AGND.
23	VCORE	P	1.8 V for Digital Core. The VCORE signal is referred to DGND. Connect a 100 nF capacitor from VCORE to DGND.
24	VDD	P	3.3 V Main Supply. The VDD signal is referred to AGND. Connect a 4.7 μ F capacitor from VDD to AGND.

¹ Legend:

A = Analog Pin

P = Power Pin

D = Digital Pin

I = Input Pin

O = Output Pin

SPECIFICATIONS

$V_{CC} = 12\text{ V}$, $V_{DD} = 3.0\text{ V}$ to 3.6 V , $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$ for minimum and maximum specifications, and $T_A = 25^\circ\text{C}$ for typical specifications, unless otherwise noted.

Table 1. Specifications

Parameter	Symbol	Conditions	Min	Typ	Max	Units
POWER SUPPLY						
Operating Supply Voltage	V_{DD}	4.7 μF capacitor connected to AGND	3	3.3	3.6	V
Supply Current	I_{DD}	Normal operation		10.0		mA
Standby Current	I_{DD_SD}	PFC off state		8.1		mA
Sleep Mode Current	I_{DD_SM}	Sleep mode enabled		1.0		mA
POWER SUPPLY (VCC)						
Operating Supply Voltage	V_{CC}		4.5	12	30	V
V_{CC} quiescent supply current	I_{CC_Q}	$V_{INx} = 3.3\text{ V}$, $V_{CC} = 3.4\text{ V}$		260	500	μA
V_{CC} static supply current	I_{CC}	$V_{INx} = 0\text{ V}$		0.35	0.7	mA
V_{CC} operating current	I_{CCO}	$f_{sw} = 100\text{ kHz}$, $V_{INx} = 0\text{ V}$ to 3.3 V PWM, no load		3.6	4.2	mA
VDD POWER-ON RESET						
Power-on Reset	V_{DD_POR}	V_{DD} rising	2.7	2.8	2.9	V
UVLO	V_{DD_UVLO}	V_{DD} falling	2.55	2.65	2.75	V
VCC UNDER VOLTAGE LOCKOUT (VCC UVLO)						
V_{CC} UVLO rising threshold	V_{CC_ON}	V_{CC} rising	3.8	4.1	4.4	V
V_{CC} UVLO falling threshold	V_{CC_OFF}	V_{CC} falling	3.5	3.8	4.1	V
V_{CC} UVLO hysteresis	V_{CC_HYST}			0.3		V
VCORE PIN						
Output Voltage	V_{CORE}	100 nF capacitor connected to DGND	1.75	1.8	1.85	V
OSCILLATOR, CLOCK, PLL						
Oscillator Frequency	f_{OSC}			12.5		MHz
PLL Frequency	f_{PLL}			200		MHz
Digital PWM Resolution	t_{PWM_RES}	For OUTA and OUTB pins		5		ns
GPIO3, GPIO4, POSPOL, NEGPOL, RELAY PINS						
Output Low Voltage	V_{PWMOL}	Sink current = 10 mA			0.4	V
Output High Voltage	V_{PWMOH}	Source current = 10 mA	$V_{DD} - 0.4$			V
Rise time	t_{RISE}	$V_{DD} = 3.3\text{ V}$, $C_{LOAD} = 50\text{ pF}$ 10% V_{DD} to 90% V_{DD}		25		ns
Fall time	t_{FALL}	$V_{DD} = 3.3\text{ V}$, $C_{LOAD} = 50\text{ pF}$ 90% V_{DD} to 10% V_{DD}		25		ns
Output Source Current	I_{OH}	$V_{DD} = 3.3\text{ V}$			10	mA
Output Sink Current	I_{OL}	$V_{DD} = 3.3\text{ V}$	-10			mA
OUTA, OUTB						
Output Low Voltage	V_{PWMOL}				0.4	V
Output High Voltage	V_{PWMOH}		$V_{CC} - 0.4$			V
Rise time	t_{RISE}	$V_{CC} = 12\text{ V}$, $C_{LOAD} = 1.8\text{ nF}$		25		ns

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Fall time	t_{FALL}	10% V_{CC} to 90% V_{CC} $V_{CC} = 12\text{ V}$, $C_{LOAD} = 1.8\text{ nF}$ 90% V_{CC} to 10% V_{CC}		25		ns
Output Source Current	I_{SRC}				5	A
Output Sink Current	I_{SNK}		-5			A
SWITCHING FREQUENCY						
Frequency Range	f_{SW}		20		195	kHz
Accuracy			-3%		3%	
ACN AND ACL PINS						
Input Impedance				78		k Ω
Input Voltage Range	V_{AC}		0		2.8	V
Amplifier Gain	G_{AC_OP}			0.5		
ADC						
ADC range			0		1.4	V
ADC Clock Frequency				25		MHz
Equivalent Resolution		Data updating frequency 25 kHz		10		Bits
Voltage Sense Accuracy		20% to 90% of usable range $-40^{\circ}\text{C} < T_A < 125^{\circ}\text{C}$	-2		2	%
AC Line Frequency Monitor						
High Threshold	f_{5060_H}		68	70	72	Hz
Lower Threshold	f_{5060_L}		37	40	43	Hz
Detection Timer	N_{LINE_DET}		0.5		2	cycles
Exceed Timer	$N_{LINE_FREQ_EXC}$			2		cycles
Brown-out and SAG						
Vin On Threshold	V_{IN_ON}	Programmable, $K_{AC_DIV_EXT} = 1/200$	0	78	255	VAC
Vin Off Threshold	V_{IN_OFF}	Programmable, $K_{AC_DIV_EXT} = 1/200$	0	71	255	VAC
Brown-out Debounce	t_{BO_DEB}		-	0.5	-	cycles
Line Sag Timeout Range	t_{SAG_TO}	Programmable 4 to 32 AC cycles	4	12	32	cycles
High/Low Line Detection						
High Threshold	V_{HLINE}	Programmable, $K_{AC_DIV_EXT} = 1/200$	120	168	180	VAC
Low Threshold	V_{LLINE}	Programmable, $K_{AC_DIV_EXT} = 1/200$	120	156	180	VAC
High Line to Low Line Debounce Time	t_{H2L_DED}			1		cycle
FB PIN						
Input Voltage			0		2.8	V
Input Impedance				350		k Ω
Amplifier Gain				0.5		
ADC						
ADC Range			0		1.4	V
ADC Clock Frequency				12.5		MHz

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Equivalent Resolution				11		Bits
Voltage Sense Accuracy		20% to 90% of usable range -40°C < T _A < 125°C	-1.5		1.5	%
Fast Over-Voltage Protection						
Threshold Range	V _{FB_FOV_LIM}		1.9		2.5	V
Threshold Accuracy		Factory trimmed at 2.2 V	-2.3		2.5	%
Resolution				6		Bits
Hysteresis				100		mV
Propagation Delay	t _{FB_FOV_PD}				160	ns
Debounce Time	t _{FB_FOV_DB}	Programmable in 4 steps	40		100	µs
Blanking time	t _{FB_FOV_BK}			10		µs
Open Loop Protection						
Sink Current	I _{FB_SNK}			250		nA
Threshold	V _{FB_OL}		2		70	V
Resolution				4		Bits
Hysteresis	V _{FB_OLHYS}			18		V
Debounce Time	t _{FB_OLDB}	Programmable in 4 steps	1		4	cycles
Slow Over-Voltage Protection						
Threshold	V _{FB_SOV_LIM}		V _{REF}		V _{REF} + 68	V
Resolution				5		Bits
Accuracy			-2		2	%
Debounce Time	t _{FB_SOV_DB}		0		0.48	ms
Slow Under-Voltage Protection						
Threshold			V _{REF} - 68		V _{REF}	V
Resolution	V _{FB_SUV_LIM}			5		Bits
Accuracy			-2		2	%
Debounce Time	t _{FB_SUV_DB}		0		30	ms
CS1 AND CS2 PINS						
Input Voltage			0		1.4	V
Input Impedance				160		kΩ
Amplifier Gain				1		
ADC						
ADC Range			0		1.4	V
ADC Clock Frequency				25		MHz
Equivalent Resolution		Updating frequency at 100 kHz		8		Bits
Current Sense Accuracy		20% to 90% of usable range -40°C < T _A < 125°C	-2		2	%
CS1 Fast Over Current Protection						
Threshold Range	V _{CS1_OC_LIM}		1.0		1.5	V
Threshold Accuracy		Factory trimmed at 1.25 V	-2		2.2	%
Resolution				6		Bits
LSB				7.8		mV
Hysteresis				25		mV
Propagation Delay					100	ns

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Blanking Time		Programmable in 4 steps	480		1920	ns
Debounce Time		Programmable in 4 steps	80		200	ns
PFCOK PINS						
Output Low Level					0.8	V
Output High Level			2.0			V
Debounce Time			0		200	ms
OVER AVERAGE SWITCHING CURRENT PROTECTION						
Average OCP Threshold		CS1 Sense ratio is 10:1	0		14	A
Resolution				7		Bits
Accuracy			-2		2	%
Debounce				2		Switch cycles
NTC/ROV PIN						
Over-Temperature Protection						
Current Source	I _{NTC}		43	46	50	μA
Over-temperature Threshold	V _{NTC_OT}		0.34	0.4	0.43	V
OT Recover Threshold	V _{NTC_REC}		0.75	0.8	0.84	V
Debounce Time	t _{NTC_DEB}	Programmable in 2 steps		500	1000	ms
Redundant Over-Voltage Protection						
Threshold Range	V _{ROV_LIM}		1.9	2.2	2.5	V
Threshold Accuracy		Factory trimmed at 2.2 V	-2		2.2	%
Resolution				6		Bits
Hysteresis				100		mV
Propagation Delay					160	ns
Debouncing Time		Programmable in 4 steps	40		100	μs
Blanking Time				10		μs
SDA/SCL PINS						
Input Voltage Low					0.8	V
Input Voltage High			2.2			V
Output Voltage Low					0.4	V
Pull-Up Current			100		350	μA
Leakage Current			-5		+5	μA
SERIAL BUS TIMING						
Clock Frequency	f _{IIC}				400	kHz
Glitch Immunity	t _{SW}				50	ns
Bus Free Time	t _{BUF}		4.7			μs
Start Setup Time	t _{SU_STA}		4.7			μs
Start Hold Time	t _{HD_STA}		4			μs
SCL Low Time	t _{LOW}		4.7			μs
SCL High Time	t _{HIGH}		4			μs
SCL, SDA Rise Time	t _{R_I2C}				1000	ns
SCL, SDA Fall Time	t _{F_I2C}				300	ns

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Data Setup Time	t_{SU_DAT}		250			ns
Data Hold Time	t_{HD_DAT}		300			ns
TXD/RXD PINS (UART)						
Baud Rate	f_{UART}	Programmable with (0:9600; 1: 1200; 2: 57600; 3: 115200)	1200	9600	115200	bps
Data Length				8		Bits
Stop Bit				1		Bits
Polarity Check Bit				1		Bits
EEPROM RELIABILITY						
Endurance		$T_A = 85^{\circ}\text{C}$	10000			Cycles
		$T_A = 125^{\circ}\text{C}$	1000			Cycles
Data Retention		$T_A = 85^{\circ}\text{C}$	20			Years
		$T_A = 125^{\circ}\text{C}$	15			Years

ABSOLUTE MAXIMUM RATINGS

Table 2. Absolute maximum ratings

Parameter	Rating
VDD (Continuous)	4.2 V
ACL, ACN, FB, CS1, CS2, RELAY, NTC/ROV, POSPOL, NEGPOLE, GPIO3, GPIO4, SCL, SDA, RXD/GPIO5, TXD/GPIO6, PFCOK	-0.3 V to VDD + 0.3 V
VCORE	2 V
Supply Voltage, VCC (Continuous)	35 V
Output Voltage, OUTA, OUTB (DC)	-0.3 V to VDD + 0.3 V
Output Voltage, OUTA, OUTB (200ns Pulse)	-2 V to VDD + 3 V
PGND to AGND or DGND	-0.4 V to 0.4 V
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Maximum Junction Temperature	150°C
Soldering Conditions	JEDEC J-STD-020
Electrostatic Discharge (ESD)	
Human Body Model	± 3000 V
Charge Device Model	± 1500 V

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

θ_{JA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.

θ_{JC} is the junction to case thermal resistance.

Table 3. Thermal Resistance

Package Type	θ_{JA}	θ_{JC}	Unit
SSOP-24L	43	97	°C/W

ESD CAUTION



Electrostatic Discharge Sensitive Device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3 VDD UVLO Rising vs. Temperature




Figure 4 VCORE Voltage vs. Temperature




Figure 5 VFB Fast OVP Comparator at 2.2 V vs. Temperature




Figure 6 ROV Comparator at 2.2 V vs. Temperature




Figure 7 CS1 OCP Comparator at 1.25 V vs. Temperature




Figure 8 NTC Bias Current vs. Temperature




Figure 9 NTC Over-Temperature at 0.4 V vs. Temperature




Figure 10 NTC Over-Temperature Recovery at 0.8 V vs. Temperature

THEORY OF OPERATION

Figure 11 shows the overall control diagram for the dual-phase interleaved power factor correction. The voltage and current loop control are the same as conventional boost PFC converter. The feedback signals from the PFC power stage are the V_{FB} , V_{ACL} , V_{ACN} , I_{CS1} and I_{CS2} . The input voltage polarity and RMS value are determined from V_{ACL} and V_{ACN} . The outer voltage loop output multiplied by $|V_{AC}|$ gives sinusoidal current reference. Current loop gives the proper duty-ratio for boost circuit.




Figure 11 HP1013A Control Loop Scheme

OPERATING MODES

The HP1013A operates in three modes depending on the load: CCM mode, DCM mode, and burst mode, as shown in Figure 12.

Under heavy load, the system operates in CCM, where the switching frequency is high and the PFC remains in continuous conduction mode.

Under light load, the system operates in DCM, and its switching frequency is half of that in CCM.

Under no load, the system operates in burst mode.




Figure 12 Operating Mode of HP1013A

In burst mode, the system operation is as shown in Figure 13. When the power drops to the burst mode threshold set by the system, the PFC enters burst mode. In this mode, the PWM turns on when the input voltage lower than the output voltage reference. When the increase in the output voltage exceeds the set delta amount, the PWM turns off.




Figure 13 Burst Mode

PHASE SHEDDING

To achieve high efficiency at light load, the [HP1013A](#) can shut down one PWM channel under light load conditions, it is called phase shedding. The phase shedding function can be enabled or disabled and can be programmed to specify the PWM channel for phase shedding:

- no support
- PWMA works for phase shedding
- PWMB works for phase shedding

When the input power drops to the phase shedding entry threshold set by the system, the specified channel will be turned off. when the input power exceeds the phase shedding exit threshold, the turned-off channel will resume operation at the next AC zero-crossing. The exit threshold is equal to the entry threshold plus the hysteresis.

The host device can manually force the [HP1013A](#) to exist shedding. During this case, the PWM channel under phase shedding will exist to normal operation during next AC zero-crossing.




Figure 14 Phase Shedding Operation

INTGRATED GATE DRIVER

The [HP1013A](#) integrates a dual-channel low-side gate driver at pins OUTA and OUTB to directly drive the external power switches of MOSFET, IGBT, SiC and GaN power switches. It has a typical peak driver strength of 5 A which reduces rise and fall times of the power switches, lowers switching losses, and increases efficiency. A bleeder resistor, placed between the gate and the source of the power switch, should be used to prevent activating the power switch with extraneous leakage currents during undervoltage lockout.

CURRENT BALANCE

The [HP1013A](#) supports inherent inductor current balancing. When the current balance function is enabled, the error of average switching period current between two phases will be compensated dynamically.

SYSTEM FUNCTIONS

To meet customers' diverse application needs, the HP1013A offers a range of system functions, enabling users to optimize efficiency and enhance system performance.

BUS VOLTAGE ADAPTIVE ADJUSTMENT BASED ON POWER

The output voltage of PFC can be adaptively adjusted according to the power, and its working principle is shown in Figure 15. When the system is in light-load burst mode, the output voltage can be configured to rise through a register, and the reference value of the output voltage at this time is $V_{REF_SET} + V_{REF_BURST}$. When the PFC exits the burst mode, the output voltage can be linearly adjusted according to the power. By setting the power points P_A and P_B , the reference voltage variation V_{REF_DELTA} , and the slope V_{REF_SLOPE} of the reference voltage changing with power determined thereby, the function of adaptive adjustment of the output voltage according to power can be realized. When the system exits the burst mode and the power is less than P_A , the output voltage reference value is V_{REF_SET} . When the power is greater than P_B , the bus voltage reference value is $V_{REF_SET} + V_{REF_DELTA}$. When the power is greater than P_A and less than P_B , the output voltage reference value changes between V_{REF_SET} and $V_{REF_SET} + V_{REF_DELTA}$ at the slope V_{REF_SLOPE} .




Figure 15 Bus Voltage Adaptive Adjustment Based on Power

RELAY POWER-SAVING FUNCTION

When the PFC operates under light load, the Relay can be turned off to reduce its driving loss for further improving the system efficiency. This function can be enabled and configured via registers. By setting the power threshold for turning off the Relay, the power point at which the Relay is turned off can be adjusted.

RELAY DELAY COMPENSATION FUNCTION

Since the Relay requires a certain amount of time to pull-in, if the Relay's control signal is issued at the zero-crossing point of the input voltage, the actual pull-in point of the Relay may end up at the peak of the input voltage due to the influence of the pull-in time, which will result in a relatively large inrush current. To solve this problem, the HP1013A provides a Relay delay compensation function, as shown in Figure 16. After the pull-in delay of the relay is known, the Relay's delay compensation can be set through a register, so that the Relay's control signal is issued in advance of the zero-crossing point. This advance amount is the Relay's delay compensation value set by the register. In this way, the actual pull-in position of the Relay can be controlled near the zero-crossing point, reducing the inrush current during pull-in.




Figure 16 Relay Delay Compensation Function

PFC OK INDICATION

The **HP1013A** can provide the working status of the front-stage PFC to the post-stage DCDC converter through the PFC OK pin, which is used to control the operation of the post-stage DCDC converter. During the start-up phase, after the PFC detects that the system is normal, the output voltage reaches the set value after start-up, and a certain filtering time has elapsed, the PFC OK signal will be set high. After the PFC OK signal is set high, if the output voltage is detected to be lower than the set value or a fault occurs, the PFC OK signal will be set low.

X CAP COMPENSATION FUNCTION

The **HP1013A** provides an X capacitor compensation function to improve the power factor of the PFC, and the compensation coefficient can be configured through a register. This function can be configured as enabled or disabled via a register.

METERING FUNCTION AND SYSTEM MONITORING

The **HP1013A** can accurately calculate the effective values of input voltage and input current, thus enabling the reporting of input voltage, input current, and input power. Users can read relevant information such as input voltage, input current, input power, and output voltage from the chip through the communication interface. At the same time, they can also obtain the status information of system operation to monitor the system.

INPUT HIGH LINE AND LOW LINE DETECTION

The **HP1013A** calculates the effective value of the input voltage, thus enabling it to obtain accurate input voltage information. The thresholds for high line and low line can be configured separately through registers. In this way, the system can set some system parameters respectively based on high line and low line detection, making the PFC configuration more flexible.

FREQUENCY DITHERING FUNCTION

The **HP1013A** is equipped with a frequency dithering function, which can be used to optimize the system's EMI. Users can enable this function via a register, and configure the dithering width and dithering speed through registers as well. There are 4 selectable gears for the dithering width, which are $\pm 12.5\%$, $\pm 10.9\%$, $\pm 7.8\%$, and $\pm 6.25\%$ respectively. For the speed of switching cycle variation, there are 8 selectable gears, namely 975.6 ns/ms, 487.8 ns/ms, 325.2 ns/ms, 243.8 ns/ms, 195.1 ns/ms, 162.6 ns/ms, 139.3 ns/ms, and 121.9 ns/ms.

PWM FREQUENCY SETTING

The **HP1013A** has 8 basic configuration options for switching frequency, which are 20 kHz, 30 kHz, 45 kHz, 65.1 kHz, 89.9 kHz, 120.2 kHz, 160.2 kHz, and 198.4 kHz respectively. To meet customers' needs for different switching frequencies, fine-tuning can also be performed based on these 8 basic frequency gears. Through register configuration, an upward adjustment of 12.5%, 9.375%, 6.25%, 3.125% or a downward adjustment of 12.5%, 9.375%, 6.25%, 3.125% can be made on the basis of the above-mentioned frequencies.

GPIO FUNCTIONS

The pins of GPIO3, GPIO4, RXD/GPIO5, TXD/GPIO6 support the general-purpose digital IO function.

FAULT AND PROTECTION

The **HP1013A** provides a variety of fault detection and protection functions. Users can configure the trigger thresholds for various faults and the response methods of protection via registers. All fault statuses can be obtained through the I²C communication interface.

INPUT OVER-VOLTAGE PROTECTION

The **HP1013A** features input voltage OVP protection. By calculating the effective value of the input voltage, it accurately implements input voltage OVP protection. The threshold for input voltage OVP protection can be configured via a register. The response to input overvoltage protection can also be configured through registers, with options including Ignore, Auto Recovery, and Latch.

INPUT FREQUENCY PROTECTION

The **HP1013A** includes frequency protection. By monitoring the input voltage frequency, it triggers frequency protection and shuts down if the frequency falls outside the normal operating range of 40 Hz to 70 Hz.

OUTPUT OVER-VOLTAGE PROTECTION (OVP)

The **HP1013A** provides two types of output over-voltage protection: Fast Output OVP and Slow Output OVP.

Fast Output OVP: Implemented via a hardware comparator. The over-voltage protection reference can be set using the DAC. Fast OVP is triggered when the sampled feedback of the output voltage exceeds this reference value. The response to fast output OVP can be configured via registers, with options including Ignore (PWM pulse shutdown), Auto Recovery, and Latch.

Slow Output OVP: Samples the output voltage via the ADC and performs over-voltage detection using internal digital logic. The over-voltage protection threshold can be set via a register. The response to slow output OVP can be configured via registers, with options including Ignore (PWM pulse shutdown), Auto Recovery, and Latch.

OUTPUT VOLTAGE SENSING SHORT-CIRCUIT PROTECTION

The **HP1013A** detects an output voltage sensing short-circuit by monitoring the output voltage. If the output voltage remains below a system-set value for a period of time, a sensing short-circuit is determined. The response to this protection can be configured via registers, with options including Ignore, Auto Recovery, and Latch.

CYCLE-BY-CYCLE (CBC) OVER-CURRENT PROTECTION

The **HP1013A** features Cycle-by-Cycle (CBC) over-current protection. The CBC over-current protection points for both high and low voltages can be configured separately via registers. The response to CBC protection can be configured via registers, with options including Ignore (PWM pulse shutdown), Auto Recovery, and Latch.

AVERAGE CURRENT OVER-CURRENT PROTECTION

The **HP1013A** includes average current over-current protection, which can be enabled via register configuration. The current threshold for average current over-current protection can be set via a register. The response to this protection can be configured via registers, with options including Ignore, Auto Recovery, and Latch.

OVER-POWER PROTECTION

Leveraging its power metering functionality, the **HP1013A** provides overpower protection. The overpower protection threshold can be set via a register. The response to overpower protection can be configured via registers, with options including Ignore, Auto Recovery, and Latch.

NTC OVER-TEMPERATURE PROTECTION

When the NTC/ROV pin of the **HP1013A** is used as an external over-temperature protection detection pin, it sources a current of 46 μ A. When an external thermistor is connected and the voltage at the NTC/ROV pin drops below 0.4 V, over-temperature protection is triggered. The protection resets when the voltage at the NTC/ROV pin rises above 0.8 V. The response to over-temperature protection can be configured via registers, with options including Ignore, Auto Recovery, and Latch.

ROV REDUNDANT OUTPUT OVER-VOLTAGE PROTECTION

In applications requiring high reliability, a second independent output overvoltage protection is necessary. The HP1013A provides a second redundant output overvoltage protection path through the NTC/ROV pin. The overvoltage protection threshold can be set using the internal DAC. When the output voltage feedback exceeds this protection point, an internal comparator is triggered, initiating the redundant output overvoltage protection. The response to redundant OVP can be configured via registers, with options including Ignore, Auto Recovery, and Latch.

COMMUNICATION AND EEPROM

The HP1013A supports I²C communication and UART communication, and is equipped with a built-in 128 bytes EEPROM. Users can modify the chip configuration via either I²C communication or UART communication, program the modified configuration into the EEPROM, and also monitor the system status.

I²C COMMUNICATION

I²C communication consists of only two wires, namely the Serial Clock Line (SCL) and the Serial Data Line (SDA). The data to be transmitted is sent through the SDA line and synchronized with the clock signal from SCL. As shown in Figure 17, all devices on the I²C network are connected to the same SCL and SDA lines. The default I²C address of the chip is 0x47.




Figure 17 I²C Communication

UART COMMUNICATION

In addition to I²C communication, the HP1013A also communicates with external devices using the standard UART protocol via two dedicated pins. The UART serial interface allows users to modify registers and read system status. When enabling UART communication, it is necessary to configure the pins RXD/GPIO5 and TXD/GPIO6 as the RXD pin and TXD pin for UART communication.

EEPROM

The HP1013A is equipped with a built-in 128 bytes EEPROM, which is used to store user configurations. When the digital core and EEPROM are powered on, the chip loads these configurations from the EEPROM. When the chip loads the EEPROM configuration, it performs a CRC check to ensure the reliability of configuration loading. Users can program the configuration into the EEPROM via I²C.

APPLICATION INFORMATION

DUAL-PHASE INTERLEAVED PFC

Dual-phase interleaved PFC typical application circuit is shown in Figure 18.





Figure 18 Dual-phase Interleaved PFC Typical Application Circuit

PACKAGE OUTLINE DIMENSIONS



SYMBOLS	DIMENSION IN MILLIMETERS		
	MIN	NOM	MAX
A	-	-	2.05
A1	0.05	-	0.20
A2	1.40	1.75	1.85
b	0.30 TYP		
C	0.09	-	0.20
D	8.05	8.15	8.25
E	7.70	7.80	7.90
E1	5.20	5.30	5.40
e	0.65 BSC		
L	0.70	0.80	0.90
θ	0°	-	8°

Figure 19 HP1013A-AC001-SS24R Dimension

PACKAGE TOP MARKING






Figure 20 HP1013A-AC001-SS24R Package Top Marking

ORDERING GUIDE

Model	Temperature Range	Package Type	MSL	Package Option	Quantity
HP1013A-AC001-SS24R	-40°C to +125°C	SSOP-24L	3	T&R	2000

TAPE AND REEL INFORMATION



DIMENSIONS AND PIN1 ORIENTATION

Device	Package Type	D0 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant	Quantity
HP1013A-ACXXX-SS24R	SSOP24L	330.00	16.40	8.20	8.60	2.20	12.00	4.00	16.00	Q1	2000

All dimensions are nominal

Figure 21 Tape and Reel Information

IMPORTANT NOTICE

Hynetek Semiconductor Co., Ltd. and its subsidiaries (Hynetek) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to Hynetek’s terms and conditions of sale supplied at the time of order acknowledgment.

Hynetek warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Hynetek’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent Hynetek deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

Hynetek assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using Hynetek components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

Hynetek does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which Hynetek components or services are used. Information published by Hynetek regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Hynetek under the patents or other intellectual property of Hynetek.

Reproduction of significant portions of Hynetek information in Hynetek data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Hynetek is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of Hynetek components or services with statements different from or beyond the parameters stated by Hynetek for that component or service voids all express and any implied warranties for the associated Hynetek component or service and is an unfair and deceptive business practice.

Hynetek is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Hynetek components in its applications, notwithstanding any applications-related information or support that may be provided by Hynetek. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify Hynetek and its representatives against any damages arising out of the use of any Hynetek components in safety-critical applications.

In some cases, Hynetek components may be promoted specifically to facilitate safety-related applications. With such components, Hynetek’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No Hynetek components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those Hynetek components which Hynetek has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of Hynetek components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Hynetek has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, Hynetek will not be responsible for any failure to meet ISO/TS16949.

Please refer to below URL for other products and solutions of Hynetek Semiconductor Co., Ltd.